

Table of Content	
Page 1	TITLE PAGE
Page 2	REVISION HISTORY
Page 3	BLOCK DIAGRAM
Page 4	POWER TREE
Page 5	POWER VR5510
Page 6	POWER DCDC_1
Page 7	POWER DCDC_2
Page 8	CPU POWER
Page 9	LPDDR4 MEMORY
Page 10	RESET/CLOCK/JTAG
Page 11	FLASH/eMMC/SD
Page 12	ETHERNET PORT
Page 13	ETHERNET SW SJA1105QEL
Page 14	DUAL PHY TJA1102_1
Page 15	DUAL PHY TJA1102_2
Page 16	RGMII PHY KSZ9031
Page 17	ULPI USB
Page 18	PCIECLK/SERDES
Page 19	PCIE/M.2 SSD
Page 20	SGMII SJA1110
Page 21	SGMII SJA1110 100BASE-T1/TX
Page 22	SGMII SJA1110 1000BASE-T
Page 23	S32G PORT
Page 24	UART/LIN
Page 25	CAN TJA1043ATK_1
Page 26	CAN TJA1043ATK_2
Page 27	CAN TJA1153ATK
Page 28	CAN TJA1463ATK
Page 29	FLEXRAY/ADC/EXPAND_IO
Page 30	RCON BOOT
Page 31	CONNECTORS
Page 32	EFAULT JUMPER SETTING

S32G-VNP-RDB

Reference Document:
Ballmap r0.6
IOMUX v1.100

Disclaimer.
These schematics are provided for reference purposes only. NXP does not make any warranty, implied or otherwise, as to the suitability of circuit design or component selection (type or value) used in these schematics for hardware design. Customers use any part of these schematics as a basis for hardware design, do so at their own risk and NXP does not assume any liability for such a hardware design.

THIS COLOR IS FOR SILK SCREEN TEXT

		Automotive Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
© NXP SEMICONDUCTORS		Classification: Company Internal/Proprietary	
Designer: <Designer>	Drawing Title: S32G-VNP-RDB		
Drawn by: <DrawnBy>	Page Title: TITLE PAGE		
Approved: <Approver>	Size C	Document Number SCH-46384 PDF: SPF-46384	Rev B3
Date: Tuesday, March 02, 2021		Sheet 1 of 32	

Initial Draft- Subject to change without Notice

Revision History

Revision	Date	Description
X1	SEP 2, 2019	Rev X1 Draft
A	SEP 27, 2019	Revision A release
A1	Nov 14, 2019	1. DNP R638, populate R641. 2. Change default jumper of J22 & J26 to 1-3, 2-4. 3. DNP R144, R119, R554, R527, R152, R120, R157, R122, R546, R524, R163, R125, R167, R127, R173, R129, R179, R131, R190, R195. 4. Populate J50.
B	Jan 2, 2020	1. Change all Jumpers to 0 ohm resistors 2. Change F1 from 12A to 7A 3. Add overvoltage protect circuit on P12V input. 4. DNP R25, D9, R313 to reduce 12V power consumption in Standby Mode 5. Change D1 LED, Fan J50, U9 (LIN), R569 (CAN U15, U16, U73, U74) power supply from P12V to P12V_SW to reduce 12V power consumption in Standby Mode. 6. Change VR5510 VDDIO from VPPE_3V3 to LDC3_3V3 to reduce VR5510 VPPE_3V3 power consumption in Standby Mode. 7. Add 0 ohm resistors on U32, U27, U66, U64, U36, U6, U4, U1, U5, U33, U35, U30 power input for current measurement. 8. Change R576, R251 from 100K to 1M to reduce VR5510 P3_3V power consumption in Standby Mode. 9. Change P1_8V_IO_QSPI, U63 power supply from P1_8V_IO to P1_8V_ANA to reduce VR5510 LDC3_1V8 power consumption in DDR self-refresh mode. 10. DNP R230, R247 as VR5510 VBOOST is not used on the board. 11. Change 3.3V Load Switch U64 from NCV451 to NX5P2924BUK, PCIe Clock generator U59 from NBA3N5573MNTXG to S6332DD11441-AM1 as the sourcing issue. 12. Add SDHC power selection load switch U80 and controlled by S32G uSDHC_VSELECT pin. 13. Add 12V Load Switch U81 to reduce 12V power consumption in Standby Mode. 14. Change VDD_IO_B from P3_3V_IQ3P3 to P3_3V_STBY_BRD as the high leakage current on VR5510 LDC3_3V3 in Standby Mode. 15. Change VDD_DDR0 from P1_8V_ANA to P1_8V_IO for DDR self-refresh mode. 16. Change U4, U6, U62, U53, U49, U35, U30, U25, U31, U38, U44 power supply from P3_3V_STBY_BRD to P3_3V_SW to reduce VR5510 VPPE_3V3 power consumption in Standby mode. 17. DNP U4 signal delay circuit for SOFT_RESET. 18. Change R578 pull up from P3_3V_STBY_BRD to P3_3V_IQ3P3 to reduce VR5510 VPPE_3V3 power consumption in Standby mode. 19. Change SW3, SW6 from 2-position to 1-position 20. Change R643, R240, R234, R274 from P3_3V to P3_3V_SW to reduce VR5510 VPPE_3V3 power consumption in Standby mode. 21. Change R756, R252, R253, L15 (CAN U15, U16, U73, U74) from P3_3V to +3V3 to reduce VR5510 VPPE_3V3 power consumption in Standby mode. 22. Add pull down optoisolator resistors for U60, U61 CONFIG-1 pins. 23. Add buffer U79 on U8 RESET pin as the high leakage current in Standby mode. 24. Swap GPIO170 and GPIO24 connection on PCIe clock and bus switches or J5 Pin12. 25. DNP R266 and populate R269 to use RESET_B for U46 reset. 26. Change UART0 port selection Jumpers to switch U82. 27. Populate R114, R119, R554, R527, R190 and R564. 28. Add 0 ohm power selection for U23 (Flex Ray) VIO and VBAT, and connect to P3_3V_SW and P12V_SW to reduce the power consumption in Standby Mode. 29. Change R240, R234 from 4.7K to 1.5K. 30. DNP U35 signal delay circuit for PMIC_VDD_OK. 31. Add diode on J5 pin7, pin8 and pin28 to avoid reverse power input.
B1	Jan 17, 2020	Populate R152, R120, R157, R122, R546, R524, R163, R125, R167, R127, R173, R129, R179 and R131 to set all CAN PHYs in normal mode by default.
B2	Feb 10, 2020	U59 doesn't support frequency real time change by GPIO. DNP R323, R888 and populate SW8, R363 to change to frequency change by switch.
B3	Apr 17, 2020	1. Update U41 with complete part number PVR5510AMD48ES 2. Change J53, J54 from 9-2305390-9 (210-81762) to 2305390-1 (210-82491), pin to pin compatible



Classification: Company Internal/Proprietary


Drawing Title: **S32G-VNP-RDB**

Page Title: **REVISION HISTORY**

Size C Document Number SCH-46384 PDF: SPF-46384


Date: Friday, April 17, 2020 Sheet 2 of 32

Rev B3




Initial Draft- Subject to change without Notice

Classification: Company Internal/Proprietary		
Drawing Title: S32G-VNP-RDB		
Page Title: BLOCK DIAGRAM		
Size C	Document Number SCH-46384 PDF: SPF-46384	Rev B3
Date: Tuesday, March 02, 2021	Sheet 3	of 32




Initial Draft- Subject to change without Notice

Classification: Company Internal/Proprietary		
Drawing Title: S32G-VNP-RDB		
Page Title: POWER TREE		
Size C	Document Number SCH-46384 PDF: SPF-46384	Rev B3
Date: Tuesday, March 02, 2021	Sheet 4	of 32




		
Classification: Company Internal/Proprietary		
Drawing Title: S32G-VNP-RDB		
Page Title: POWER INPUT & VR5510		
Size C	Document Number SCH-46384 PDF: SPF-46384	Rev B3
Date: Tuesday, March 02, 2021	Sheet 5 of 32	


BUCK_A 5V






BUCK_B 3V3




BUCK_C 1.8V






LPDDR4 32Gb




Initial Draft- Subject to change without Notice

MCU RESET CIRCUIT



CLK

20-Pin JTAG



AC11	AUR_CLK_P
AC12	AUR_CLK_N
ACB	AUR_TX0_P
ACC	AUR_TX0_N
AB6	AUR_TX1_P
AC6	AUR_TX1_N
AC9	AUR_TX2_P
AB9	AUR_TX2_N
AB5	AUR_TX3_P
AC5	AUR_TX3_N



Initial Draft- Subject to change without Notice

Classification: Company Internal/Proprietary		
Drawing Title: S32G-VNP-RDB		
Page Title: RESET/CLOCK/JTAG		
Size C	Document Number SCH-46384 PDF: SPF-46384	Rev B3
Date: Tuesday, March 02, 2021	Sheet 10	of 32

PG_04/GSPI A_C50
 PG_05/GSPI A_C51
 PG_06/GSPI A_C52
 PG_06/GSPI A_C53
 PG_07/GSPI A_C54
 PG_07/GSPI A_C55
 PG_08/GSPI A_C56
 PG_08/GSPI A_C57
 PG_09/GSPI A_C58
 PG_10/GSPI A_C59
 PG_11/GSPI A_C60
 PG_12/GSPI A_C61
 PG_12/GSPI A_C62
 PG_13/GSPI A_C63
 PG_13/GSPI A_C64
 PG_14/GSPI A_C65
 PG_14/GSPI A_C66
 PG_15/GSPI A_C67
 PG_15/GSPI A_C68
 PG_16/GSPI A_C69
 PG_16/GSPI A_C70
 PG_17/GSPI A_C71
 PG_17/GSPI A_C72
 PG_18/GSPI A_C73
 PG_18/GSPI A_C74
 PG_19/GSPI A_C75
 PG_19/GSPI A_C76
 PG_20/GSPI A_C77
 PG_20/GSPI A_C78
 PG_21/GSPI A_C79
 PG_21/GSPI A_C80
 PG_22/GSPI A_C81
 PG_22/GSPI A_C82
 PG_23/GSPI A_C83
 PG_23/GSPI A_C84
 PG_24/GSPI A_C85
 PG_24/GSPI A_C86
 PG_25/GSPI A_C87
 PG_25/GSPI A_C88
 PG_26/GSPI A_C89
 PG_26/GSPI A_C90
 PG_27/GSPI A_C91
 PG_27/GSPI A_C92
 PG_28/GSPI A_C93
 PG_28/GSPI A_C94
 PG_29/GSPI A_C95
 PG_29/GSPI A_C96
 PG_30/GSPI A_C97
 PG_30/GSPI A_C98
 PG_31/GSPI A_C99
 PG_31/GSPI A_C100
 PG_32/GSPI A_C101
 PG_32/GSPI A_C102
 PG_33/GSPI A_C103
 PG_33/GSPI A_C104
 PG_34/GSPI A_C105
 PG_34/GSPI A_C106
 PG_35/GSPI A_C107
 PG_35/GSPI A_C108
 PG_36/GSPI A_C109
 PG_36/GSPI A_C110
 PG_37/GSPI A_C111
 PG_37/GSPI A_C112
 PG_38/GSPI A_C113
 PG_38/GSPI A_C114
 PG_39/GSPI A_C115
 PG_39/GSPI A_C116
 PG_40/GSPI A_C117
 PG_40/GSPI A_C118
 PG_41/GSPI A_C119
 PG_41/GSPI A_C120
 PG_42/GSPI A_C121
 PG_42/GSPI A_C122
 PG_43/GSPI A_C123
 PG_43/GSPI A_C124
 PG_44/GSPI A_C125
 PG_44/GSPI A_C126
 PG_45/GSPI A_C127
 PG_45/GSPI A_C128
 PG_46/GSPI A_C129
 PG_46/GSPI A_C130
 PG_47/GSPI A_C131
 PG_47/GSPI A_C132
 PG_48/GSPI A_C133
 PG_48/GSPI A_C134
 PG_49/GSPI A_C135
 PG_49/GSPI A_C136
 PG_50/GSPI A_C137
 PG_50/GSPI A_C138
 PG_51/GSPI A_C139
 PG_51/GSPI A_C140
 PG_52/GSPI A_C141
 PG_52/GSPI A_C142
 PG_53/GSPI A_C143
 PG_53/GSPI A_C144
 PG_54/GSPI A_C145
 PG_54/GSPI A_C146
 PG_55/GSPI A_C147
 PG_55/GSPI A_C148
 PG_56/GSPI A_C149
 PG_56/GSPI A_C150
 PG_57/GSPI A_C151
 PG_57/GSPI A_C152
 PG_58/GSPI A_C153
 PG_58/GSPI A_C154
 PG_59/GSPI A_C155
 PG_59/GSPI A_C156
 PG_60/GSPI A_C157
 PG_60/GSPI A_C158
 PG_61/GSPI A_C159
 PG_61/GSPI A_C160
 PG_62/GSPI A_C161
 PG_62/GSPI A_C162
 PG_63/GSPI A_C163
 PG_63/GSPI A_C164
 PG_64/GSPI A_C165
 PG_64/GSPI A_C166
 PG_65/GSPI A_C167
 PG_65/GSPI A_C168
 PG_66/GSPI A_C169
 PG_66/GSPI A_C170
 PG_67/GSPI A_C171
 PG_67/GSPI A_C172
 PG_68/GSPI A_C173
 PG_68/GSPI A_C174
 PG_69/GSPI A_C175
 PG_69/GSPI A_C176
 PG_70/GSPI A_C177
 PG_70/GSPI A_C178
 PG_71/GSPI A_C179
 PG_71/GSPI A_C180
 PG_72/GSPI A_C181
 PG_72/GSPI A_C182
 PG_73/GSPI A_C183
 PG_73/GSPI A_C184
 PG_74/GSPI A_C185
 PG_74/GSPI A_C186
 PG_75/GSPI A_C187
 PG_75/GSPI A_C188
 PG_76/GSPI A_C189
 PG_76/GSPI A_C190
 PG_77/GSPI A_C191
 PG_77/GSPI A_C192
 PG_78/GSPI A_C193
 PG_78/GSPI A_C194
 PG_79/GSPI A_C195
 PG_79/GSPI A_C196
 PG_80/GSPI A_C197
 PG_80/GSPI A_C198
 PG_81/GSPI A_C199
 PG_81/GSPI A_C200
 PG_82/GSPI A_C201
 PG_82/GSPI A_C202
 PG_83/GSPI A_C203
 PG_83/GSPI A_C204
 PG_84/GSPI A_C205
 PG_84/GSPI A_C206
 PG_85/GSPI A_C207
 PG_85/GSPI A_C208
 PG_86/GSPI A_C209
 PG_86/GSPI A_C210
 PG_87/GSPI A_C211
 PG_87/GSPI A_C212
 PG_88/GSPI A_C213
 PG_88/GSPI A_C214
 PG_89/GSPI A_C215
 PG_89/GSPI A_C216
 PG_90/GSPI A_C217
 PG_90/GSPI A_C218
 PG_91/GSPI A_C219
 PG_91/GSPI A_C220
 PG_92/GSPI A_C221
 PG_92/GSPI A_C222
 PG_93/GSPI A_C223
 PG_93/GSPI A_C224
 PG_94/GSPI A_C225
 PG_94/GSPI A_C226
 PG_95/GSPI A_C227
 PG_95/GSPI A_C228
 PG_96/GSPI A_C229
 PG_96/GSPI A_C230
 PG_97/GSPI A_C231
 PG_97/GSPI A_C232
 PG_98/GSPI A_C233
 PG_98/GSPI A_C234
 PG_99/GSPI A_C235
 PG_99/GSPI A_C236
 PG_100/GSPI A_C237
 PG_100/GSPI A_C238
 PG_101/GSPI A_C239
 PG_101/GSPI A_C240
 PG_102/GSPI A_C241
 PG_102/GSPI A_C242
 PG_103/GSPI A_C243
 PG_103/GSPI A_C244
 PG_104/GSPI A_C245
 PG_104/GSPI A_C246
 PG_105/GSPI A_C247
 PG_105/GSPI A_C248
 PG_106/GSPI A_C249
 PG_106/GSPI A_C250
 PG_107/GSPI A_C251
 PG_107/GSPI A_C252
 PG_108/GSPI A_C253
 PG_108/GSPI A_C254
 PG_109/GSPI A_C255
 PG_109/GSPI A_C256
 PG_110/GSPI A_C257
 PG_110/GSPI A_C258
 PG_111/GSPI A_C259
 PG_111/GSPI A_C260
 PG_112/GSPI A_C261
 PG_112/GSPI A_C262
 PG_113/GSPI A_C263
 PG_113/GSPI A_C264
 PG_114/GSPI A_C265
 PG_114/GSPI A_C266
 PG_115/GSPI A_C267
 PG_115/GSPI A_C268
 PG_116/GSPI A_C269
 PG_116/GSPI A_C270
 PG_117/GSPI A_C271
 PG_117/GSPI A_C272
 PG_118/GSPI A_C273
 PG_118/GSPI A_C274
 PG_119/GSPI A_C275
 PG_119/GSPI A_C276
 PG_120/GSPI A_C277
 PG_120/GSPI A_C278
 PG_121/GSPI A_C279
 PG_121/GSPI A_C280
 PG_122/GSPI A_C281
 PG_122/GSPI A_C282
 PG_123/GSPI A_C283
 PG_123/GSPI A_C284
 PG_124/GSPI A_C285
 PG_124/GSPI A_C286
 PG_125/GSPI A_C287
 PG_125/GSPI A_C288
 PG_126/GSPI A_C289
 PG_126/GSPI A_C290
 PG_127/GSPI A_C291
 PG_127/GSPI A_C292
 PG_128/GSPI A_C293
 PG_128/GSPI A_C294
 PG_129/GSPI A_C295
 PG_129/GSPI A_C296
 PG_130/GSPI A_C297
 PG_130/GSPI A_C298
 PG_131/GSPI A_C299
 PG_131/GSPI A_C300
 PG_132/GSPI A_C301
 PG_132/GSPI A_C302
 PG_133/GSPI A_C303
 PG_133/GSPI A_C304
 PG_134/GSPI A_C305
 PG_134/GSPI A_C306
 PG_135/GSPI A_C307
 PG_135/GSPI A_C308
 PG_136/GSPI A_C309
 PG_136/GSPI A_C310
 PG_137/GSPI A_C311
 PG_137/GSPI A_C312
 PG_138/GSPI A_C313
 PG_138/GSPI A_C314
 PG_139/GSPI A_C315
 PG_139/GSPI A_C316
 PG_140/GSPI A_C317
 PG_140/GSPI A_C318
 PG_141/GSPI A_C319
 PG_141/GSPI A_C

R740~R742 are for Micron compatible flash

32GB eMMC MEMORY 5.1



Initial Draft- Subject to change without Notice



Classification: Company Internal/Proprietary

Drawing Title:


Page Title:

FLASH/eMMC/SD

Size	Document Number
------	-----------------


Size	Document Number
C	SCH-46384 PDF: SPF-46384

Date:	Tuesday, March 02, 2021	Sheet	11	of	32
-------	-------------------------	-------	----	----	----




Initial Draft- Subject to change without Notice




		
Classification: Company Internal/Proprietary		
Drawing Title: S32G-VNP-RDB		
Page Title: ETHERNET PORT		
Size C	Document Number SCH-46384 PDF: SPF-46384	Rev B3
Date: Tuesday, March 02, 2021	Sheet 12	of 32



SerDes Lanes



SW8	PCIe_CLK_S	OUTPUT FREQUENCY	INTERFACE
OFF	0	OUT2: 100MHz OUT3: 100MHz OUT4: 100MHz OUT5: 100MHz	PCIe1_LANE0 PCIe X1
ON DEFAULT	1	OUT2: 100MHz OUT3: 125MHz OUT4: 125MHz OUT5: 100MHz	PCIe1_LANE0 SGMII 1G PCIe1_LANE1 Not use



PCIe1 CLK 100/125MHz

PCIe0 CLK 100MHz

Place close to S32G



Classification: Company Internal/Proprietary


Drawing Title: **S32G-VNP-RDB**

Page Title: **PCIECLK/SERDES**


Size C Document Number SCH-46384 PDF: SPF-46384

Date: Tuesday, March 02, 2021 Sheet 18 of 32


PCIe X1 Connector





M.2 Connector (Socket 2) PCIe x2 SSD 2242 (Type B)





Classification: Company Internal/Proprietary		
Drawing Title: S32G-VNP-RDB		
Page Title: PCIe/M.2 SSD		
Size C	Document Number SCH-46384 PDF: SPF-46384	Rev B3
Date: Friday, April 17, 2020	Sheet 19	of 32




QSP I



uP debug header







100BASE-T1

				
Classification: Company Internal/Proprietary				
Drawing Title: S32G-VNP-RDB				
Page Title: SGMI SUA1110 100BASE-T1/TX				
Size C	Document Number SCH-63894 Part: SPF-63894			Rev B3
Date:	Tuesday, March 02, 2021	Sheet	21	of 32

1000BASE-T



1000BASE-T



Classification: Company Internal/Proprietary

Drawing Title:

S32G-VNP-RDB

Page Title:

SGMII SJA1110 1000BASE-T

Size C


Document Number SCH-46384 PDF: SPF-46384

Rev B3

Date: Tuesday, March 02, 2021


Sheet 22 of 32

Boot Mode Select





SW10[1]	SW10[2]	BOOTMOD0
OFF	OFF	0
ON	OFF (default)	1
OFF	ON	RESET
ON	ON	INV_RESET

SW9[1]	SW9[2]	BOOTMOD1
OFF	OFF (default)	0
ON	OFF	1
OFF	ON	RESET
ON	ON	INV_RESET





SW11	SEL	FUNCTION
OFF	0	PC_09, PC_10 -> UART0 PORT
ON	1	PC_09, PC_10 -> FLEX CAN2 FLEXLIN0 -> UART0 PORT

UART



LIN




Drawing Title: _____


UART/LIN

C	SCH-46384 PDF: SPF-46384
---	--------------------------

CAN DOMAIN 7



CAN DOMAIN 8




Initial Draft- Subject to change without Notice




Classification: Company Internal/Proprietary		
Drawing Title: S32G-VNP-RDB		
Page Title: CAN TJA1043ATK_1		
Size C	Document Number SCH-46384 PDF: SPF-46384	Rev B3
Date: Tuesday, March 02, 2021	Sheet 25 of 32	


CAN DOMAIN 0



CAN DOMAIN 1



CAN DOMAIN 2



Initial Draft- Subject to change without Notice



Classification: Company Internal/Proprietary

Drawing Title: **S32G-VNP-RDB**


Page Title: **CAN TJA1043ATK_2**

Size C Document Number SCH-46384 PDF: SPF-46384

Date: Tuesday, March 02, 2021 Sheet 26 of 32


Rev B3

CAN DOMAIN 3



MODE	EN	STBN
Normal(default)	1	1
Listen Only	0	1
Go to Sleep	1	0
Standby	0	0

CAN DOMAIN 4




MODE	EN	STBN
Normal(default)	1	1
Listen Only	0	1
Go to Sleep	1	0
Standby	0	0

Initial Draft- Subject to change without Notice




Classification: Company Internal/Proprietary		
Drawing Title: S32G-VNP-RDB		
Page Title: CAN TJA1153ATK		
Size C	Document Number SCH-46384 PDF: SPF-46384	Rev B3
Date: Tuesday, March 02, 2021	Sheet 27	of 32

CAN DOMAIN 5



CAN DOMAIN 6



Initial Draft- Subject to change without Notice



Classification: Company Internal/Proprietary

Drawing Title:


Drawing Title: **S32G-VNP-RDB**

Page Title: CAN TJA1463ATK


Size C	Document Number SCH-46384 PDF: SPF-46384
-----------	---

Date: Tuesday, March 02, 2021	Sheet 28 of 32
-------------------------------	----------------

Rev
B3

[illegible]

Initial Draft- Subject to change without Notice



J5 GPIO Configuration Description						
S32G Port		Multiplex function		Default	function select	Note
PL_05	VDD_IO_B	GPIO181	R255 DNP	J5-PIN9		DNP R254 and populate R255 to enable this pin
		GPIO SW1_RST_N	R254 populate	U46 (SJA1110)	✓	
PF_00	VDD_IO_USB	GPIO80		J5-PIN10	✓	Can be used as FTM1_CH5
		GPIO45	R677 DNP	J5-PIN11		DNP R662 and populate R677 to enable this pin
PC_13	VDD_IO_A	GPIO_RST_SJA1105_N	R662 populate	U55 (SJA1105)	✓	
		GPI170		J5-PIN12	✓	
PK_10	VDD_IO_STBY	GPIO23	R588 populate	J5-PIN13	✓	
		RCON14			✓	
PB_07	VDD_IO_B					
		GPIO_RST_AR8035_N	R584 DNP	U56 (AR8035) U57 (AR8035)		
PK_07	VDD_IO_B	FTM0_CH0		J5-PIN14	✓	
		I2C2_SCL		J5-PIN15	✓	
PB_05	VDD_IO_B	RCON12			✓	
		LLCE_LPSPI2_SCK		J5-PIN17	✓	
PB_11	VDD_IO_B	RCON18			✓	
		LLCE_LPSPI2_PCS0		J5-PIN18	✓	
PB_14	VDD_IO_B	RCON21			✓	
					✓	
PF_01	VDD_IO_USB	GPIO81		J5-PIN29	✓	
PK_06	VDD_IO_STBY	GPI166		J5-PIN30	✓	Input only, can be used as wakeup source WKUP11
PF_04	VDD_IO_CLKOUT	GPIO84		J5-PIN31	✓	1.8V GPIO, can be used as Clock Output
PF_03	VDD_IO_CLKOUT	GPIO83		J5-PIN32	✓	1.8V GPIO, can be used as Clock Output
						DNP R248 and populate R249 to enable this pin
PL_04	VDD_IO_B	FTM0_CH3	R249 DNP	J5-PIN34		
		GPIO SW1_RST_CORE_N	R248 populate	U4 (SJA1110)	✓	
PB_06	VDD_IO_B	I2C2_SDA		J5-PIN35	✓	
		RCON13			✓	
		LLCE_LPSPI2_SIN		J5-PIN37	✓	
PB_12	VDD_IO_B	RCON19			✓	
		LLCE_LPSPI2_SOUT		J5-PIN38	✓	
PB_13	VDD_IO_B	RCON20			✓	

Default Jumper setting:

REF DES	JUMPER(DEFAULT)	PAGE NAME
R866,R868	A	05 POWER VR5510
R210,R460	A	06 POWER DCDC_1
R812,R204	A	07 POWER DCDC_2
R807,R805,R806	A	08 CPU POWER
R800	A	10 RESET/CLOCK/JTAG
R794,R796,R795,R797	A	11 FLASH/eMMC/SD
R358,R361,R362,R357	A	22 SGMII SJA1110 1000BASE-T
R110,R786	A	29 FLEXRAY/ADC/EXPAND_IO
R785	A	30 RCON BOOT

Default Switch setting:

REF DES	SWITCH(DEFAULT)	PAGE NAME
SW3	ON	11 FLASH/eMMC/SD
SW8	ON	18 PCIECLK/SERDES
SW9	1-OFF, 2-OFF	23 S32G PORT
SW10	1-ON, 2-OFF	23 S32G PORT
SW11	OFF	23 S32G PORT
SW7,SW6,SW5	1-OFF, 2-OFF, 3-OFF, 4-OFF, 5-OFF, 6-OFF, 7-OFF, 8-OFF	30 RCON BOOT
SW4	1-OFF, 2-OFF, 3-OFF, 4-OFF, 5-OFF, 6-OFF, 7-ON, 8-OFF	30 RCON BOOT

Initial Draft- Subject to change without Notice



Classification: Company Internal/Proprietary

Drawing Title: **S32G-VNP-RDB**

Page Title: **DEFAULT JUMPER SETTING**

Size C Document Number SCH-46384 PDF: SPF-46384

Date: Tuesday, March 02, 2021 Sheet 32 of 32

Rev B3