

TABLE OF CONTENTS	
1	TITLE
2	BLOCK DIAGRAM
3	PCB STACKUP
4	POWER SUPPLY ARCHITECTURE
5	RESET ARCHITECTURE
6	POWER SUPPLY
7	PMIC_POWER GATING
8	LS1043A POWER
9	LS1043 IFC_QSPI_RGMII_SERDES
10	CLK_UART_M2-SLOT
11	LS1043A MISC_RESET
12	LS1043A USB_EMMC
13	LS1043A DDR3L & MEMORIES#1
14	DDR3L MEMORIES#2
15	LS1043A_EC1_RGMII_PHY1
16	LS1043A_EC2_RGMII_PHY2
17	AQR107_PHY
18	MPC5748G_RESET_JTAG_CAN
19	MPC5748G
20	ETHERNET_SWITCH_MII_PHY
21	RGMII_PHY3
22	CAN_PHY
23	FLEXRAY_LIN

LS1043A:
GVDD=1.35V
DDR_VTT & VREF=0.675V
OVDD=1.8V
EVDD=1.8V
DVDD=3.3V
VDD=1.025V
SVDD=1.025V
XVDD=1.35V
LVDD=1.8V
TVDD=1.8V
USB_SVDD & SDVDD=1.025V
USB_HVDD=3.3V
PROG_SFP=1.8/0V
PROG_MTR=0V

Rev	Date	Changes
X1	02 Jan,2018	A070 Release
A1	22 Feb,2019	A085 Release
AX1	13 May,2019	A070 Release for Rev-B design
B	22 May,2019	A085 Release


REV-B Changes:

- 1. Added pullup resistor R18 on CPU_HRESET_B signal.
- 2. Added level shifter ICs (U25, U26) to convert 1.8V level of LED drive signals on RGMII PHYs (U36, U37) to 3.3V level.
- 3. Reset supervisory circuit (U11) for MPC5748G is deleted.
- 4. Marked R493 as DNP. R492 is changed to be mounted.
- 5. R487 is changed to 0 ohm.
- 6. Added J6 for LS1043A heatsink fan supply
- 7. Added R35, R36, Marked R476 and R478 as DNP to indicate Rev-B PCB revision.
- 8. Replaced R49, R50 by two 1x2 headers (J18, J19).




MPC-LS-VNP-RDB

BLOCK DIAGRAM



PCB STACKUP

Lay #	Thick (in)	Picture	Type Dk Df	Description	Drill Picture
0.0006/0.0013			4.5 0.019	Soldermask	
1	0.0020		F / S	0.5oz w/plating	
	0.0032		3.37 0.0096	fill	
2	0.0013		P	1oz	
	0.0030		3.40 0.0095	core	
3	0.0006		S	0.5oz	
	0.0112		3.52 0.0092	fill	
	0.0000			None	
	0.0200		3.60 0.0090	core	
	0.0000			None	
	0.0115		3.50 0.0093	fill	
4	0.0006		S	0.5oz	
	0.0030		3.40 0.0095	core	
5	0.0013		P	1oz	
	0.0031		3.38 0.0096	fill	
6	0.0020		F / S	0.5oz w/plating	
0.0006/0.0013			4.5 0.019	Soldermask	
0.0639 Total thickness (in) Over mask on plated copper 0.0599 After lamination thickness (in) 0.0613 Over laminate thickness (in) (with soldermask) 0.0650 Customer Requirement (in) +/-0.0063 Customer Tolerance (in)					




Impedance Constraint Information (I)


Imp #	Impedance Type	Affect Lyr (1) (2)	Cust L/W	Line Width (1) (2)	CenterToCenter (1) (2)	Ref Plane Top Bot	Targ ohms	Tol ohms	Predicted ohms@26GHz
1	EC MS	1 None	0.004	0.004 0.004	0.0088	None 2	90	9	90.59
2	EC MS	1 None	0.004	0.004 0.004	0.012	None 2	100	10	100.66
3	Surf MS	1 None	0.005	0.005		None 2	50	5	50.99
4	EC SL	3 None	0.0047	0.0047 0.0047	0.0101	5 2	90	9	89.51
5	EC SL	3 None	0.0044	0.0044 0.0044	0.0124	5 2	97	9.7	97.11
6	EC SL	3 None	0.0044	0.0044 0.0044	0.0146	5 2	100	10	99.43
7	Stripline	3 None	0.005	0.005		5 2	50	5	49.53
8	EC SL	4 None	0.0047	0.0047 0.0047	0.0101	2 5	90	9	89.51
9	EC SL	4 None	0.0044	0.0044 0.0044	0.0124	2 5	97	9.7	97.11
10	EC SL	4 None	0.0044	0.0044 0.0044	0.0146	2 5	100	10	99.43
11	Stripline	4 None	0.005	0.005		2 5	50	5	49.53
12	EC MS	6 None	0.004	0.004 0.004	0.0088	None 5	90	9	89.49
13	EC MS	6 None	0.004	0.004 0.004	0.012	None 5	100	10	99.16
14	Surf MS	6 None	0.005	0.005		None 5	50	5	49.97















POWER SUPPLY ARCHITECTURE



RESET ARCHITECTURE












PMIC & POWER GATING










Classification:		<FCP>	<FIUC>	<PUB>
Drawing Title:		MPC-LS-VNP-RDB		
Page Title:		PMIC & POWER GATING		
Size C	Document Number	SCH-45700 PDF: SPF-45700		Rev B
Date:	Wednesday, May 22, 2019	Sheet	7	of 23

LS1043A POWER














LS1043A IFC, QSPI, RGMII, SERDES







Classification:		<FCP>	<FIUC>	<PUB>
Drawing Title:				
MPC-LS-VNP-RDB				
Page Title:		LS1043A IFC_QSPI_RGMII_SERDES		
Size C	Document Number	SCH-45700 PDF: SPF-45700		
Date:	Wednesday, May 22, 2019	Sheet	9	of 23





LS1043A USB 3.0 & eMMC



LS1043A DDR3L & MEMORY





DDR3L MEMORY



Classification:	<FCP>	<ELU>	<PUB>
Drawing Title:	MPC-LS-VNP-RDB		
Page Title:	DDR3L MEMORIES#2		
Size	Document Number	SCH-45700 PDF: SPF-45700	Rev B
Date:	Wednesday, May 22, 2019	Sheet 14	of 23

LS1043A - RGMII PHY#1

The recommended power-up sequence is to have the transceiver (AVDDH) and digital I/O (DVDDH) voltages power up before the 1.2V core (DVDDL, AVDDL, AVDDL_PLL) voltage.
There is no power sequence requirement between transceiver (AVDDH) and digital I/O (DVDDH) power rails.





Single-LED Mode

Link	Green (LED2)
Link Off	OFF
Link On (any speed)	ON



Activity	Yellow (LED1)
No Activity	OFF
Activity (RX, TX)	Blinking

PIN	DESCRIPTION	DEFAULT CONFIGURATION
RX_CLK (PHYAD2) LED2 (PHYAD1) LED1 (PHYAD0)	PHY ADDRESS [2:0]: State of PHYADx Pins are latched into PHYCTRL register at system Hardware-Reset. Note PHY Address Bits [4:3] are always set to '00'	001
RXD3 (MODE3) RXD2 (MODE2) RXD1 (MODE1) RXD0 (MODE0)	0100 NAND tree 0111 Chip power-down 1100 RGMII, 1000BT FD only 1101 RGMII, 1000BT FD/HB only 1110 RGMII, all except 1000BT HD 1111 RGMII, all (10/100/1000 speed HD/FD) Others Reserved	1111
RX_DV (CLK125_EN)	1 = Enable 125 MHz clock output 0 = Disable 125 MHz clock output	1
CLK125_NDQ (LED_MODE)	1 = Single-LED mode 0 = Tri-color dual-LED mode	1



LS1043A - RGMII PHY#2



The recommended power-up sequence is to have the transceiver (AVDDH) and digital I/O (DVDDH) voltages power up before the 1.2V core (DVDDL, AVDDL, AVDDL_PLL) voltage.
There is no power sequence requirement between transceiver (AVDDH) and digital I/O (DVDDH) power rails.










Single-LED Mode

Link	Green (LED2)
Link Off	OFF
Link On (any speed)	ON
Activity	Yellow (LED1)
No Activity	OFF
Activity (RX, TX)	Blinking















PIN	DESCRIPTION	DEFAULT CONFIGURATION
RX_CLK (PHYAD2) LED2 (PHYAD1) LED1 (PHYAD0)	PHY ADDRESS [2:0]: State of PHYADx Pins are latched into PHYCTRL register at system Hardware-Reset. Note PHY Address Bits [4:3] are always set to '00'	010
RXD3 (MODE3) RXD2 (MODE2) RXD1 (MODE1) RXD0 (MODE0)	0100 NAND tree 0111 Chip power-down 1100 RGMII, 1000BT FD only 1101 RGMII, 1000BT FDHD only 1110 RGMII, all except 1000BT HD 1111 RGMII, all (10/100/1000 speed HD/FD) Others Reserved	1111
RX_DV (CLK125_EN)	1 = Enable 125 MHz clock output 0 = Disable 125 MHz clock output	1
CLK125_NDO (LED_MODE)	1 = Single-LED mode 0 = Tri-color dual-LED mode	1



AQR107










MPC5748G RESET, JTAG, CAN TRANSCEIVER







Classification:	<FCP>	<FIU>	<PUB>
Drawing Title:	MPC5748G_RESET_JTAG_CAN		
Page Title:	MPC5748G_RESET_JTAG_CAN		
Size	Document Number	SCH-45700 PDF: SPF-45700	Rev B
Date:	Wednesday, May 22, 2019	Sheet 18 of 23	

MPC5748G



Classification:		<FCP>	<FLD>	<PUB>
Drawing Title:		MPC5748G		
Page Title:		MPC5748G		
Size	Document Number	SCH-45007 PDF: SPF-45700		Rev B
Date:	Wednesday, May 22, 2019	Sheet	19	of 23



ETHERNET SWITCH & MII PHY





RGMII PHY#3

The recommended power-up sequence is to have the transceiver (AVDDH) and digital I/O (DVDDH) voltages power up before the 1.2V core (DVDDL, AVDDL, PLL) voltage.







There is no power sequence requirement between transceiver (AVDDH) and digital I/O (DVDDH) power rails.




PIN	DESCRIPTION	DEFAULT CONFIGURATION
RX_CLK (PHYAD2) LED2 (PHYAD1) LED1 (PHYAD0)	PHY ADDRESS [2-0]: State of PHYADx Pins are latched into PHYCTRL register at system Hardware-Reset. Note PHY Address Bits [4-3] are always set to '00'	010
RXD3 (MODE3) RXD2 (MODE2) RXD1 (MODE1) RXD0 (MODE0)	0100 NAND tree 0111 Chip power-down 1100 RGMII_1000BT FD only 1101 RGMII_1000BT FDHD only 1110 RGMII_all except 1000BT HD 1111 RGMII_all (10/100/1000 speed HD/FD) Others Reserved	1111
RX_DV (CLK125_EN)	1 = Enable 125 MHz clock output 0 = Disable 125 MHz clock output	0
CLK125_NDO (LED_MODE)	1 = Single-LED mode 0 = Tri-color dual-LED mode	1



CAN PHY



CAN[0:11] & LIN[0:2] CONNECTOR



Classification:	<FCP>	<FLUD>	<PUB>
Drawing Title:	MPC-LS-VNP-RDB		
Page Title:	CAN_PHY		
Size C	Document Number	SCH-45700 PDF: SPF-45700	Rev B
Date:	Wednesday, May 22, 2019	Sheet 22 of 23	

FLEXRAY & LIN

