


MII INTERFACE  
 PHY OUTPUT  
 25/2.5MHZ CLOCK ON  
 RXC AND TXC

**POWER FROM MII**  
 +5V IN  
 +3.3V OUT  
**POWER**  
 +3.3V IN  
 +1.8V OUT



<b>Davicom Semiconductor Inc.</b>		
Title      PHY Demo Board (PCB_Overview)		
Size A4	Document Number 01TOP	Rev 1.1
Date:	Monday, December 03, 2012	Sheet    1    of    3

MII SIGNAL GROUP





R35	R68	PHY ID
X	X	0
X	V	1
V	X	2
V	V	3





R35, R68 USED TO SET PHY ID






SPD2\_LED\_CHIP SPD2\_LED



Power 5V TO 3.3V



DGND COMBINE WITH AGND, NO GND PLANE SEPARATION



DAVICOM SEMICONDUCTOR INC.			
Title: PHY Demo Board			
Size: A3	Document Number: 02PHY	Rev: 1.1	
Date: Monday, December 03, 2012	Sheet: 2	of: 3	

VER	DATE	ENGINEER	NOTE
1.0	12/12/2007	WILLIE NIOU	INITAL CIRCUIT CREATION
1.1	4/12/2010	WILLIE NIOU	BUG FIX AND ENHANCEMENTS: 1. CON2 GND CONNECT TO BOARD GND 2. LED LAYOUT LIBRARY NOT SAME AS ACUTAL COMPONENT USED. NEED TO CHANGE DIRECTION 180 DEGREES 3. C42 NEED TO CONNECT PIN 2 AND 3 TOGETHER 4. AGND AND DGND CONNECTED 5. ADD SPEED LED CONTROL CIRCUIT, DUE TO DM9161B DESIGN 6. ADD EXTERNAL 1.8V LDO FOR INPUT TO CENTER TAP OF TRANSFORMER TO REDUCE HEAT DISSIPATION BY CHIP
	2011/7/5	ALLIANG	1: ADD Fiber Module and termination circuit 2: CN2 MII Connector change to 16*2 Pinch 2.54mm 3: Change LED Anode & Cathode 4: Add R63,R80 For TXCLK and RXCLK wire link

<b>Davicom Semiconductor Inc.</b>		
Title		PHY Demo Board (History)
Size A4	Document Number HISTORY	Rev 1.1
Date:	Monday, December 03, 2012	Sheet 3 of 3